

**PORTAL** [Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search:  The ACM Digital Library  The Guide

USPTO

**THE ACM DIGITAL LIBRARY**

Terms used FSM configuration design Found 40,500 of 185,030

Sort results by   [Save results to a Binder](#) Try an [Advanced Search](#)  
 Display results   [Search Tips](#) Try this search in [The ACM Guide](#)

[Open results in a new window](#)

Results 1 - 20 of 200 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#) Best 200 shown Relevance scale

**1 System design methods: scheduling advances: Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model** 

 Sunghyun Lee, Sungjoo Yoo, Kiyoung Choi  
May 2002 **Proceedings of the tenth international symposium on Hardware/software codesign**  
**Publisher:** ACM Press  
Full text available:  [pdf\(658.77 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We present a method of runtime configuration scheduling in reconfigurable SoC design. As a model of computation in system representation, we use a popular formal model of computation, hierarchical FSM (HFSM) with synchronous dataflow (SDF) model, in short HFSM-SDF model. In reconfigurable SoC design with the HFSM-SDF model, the problem of configuration scheduling is challenging due to the dynamic behavior of the system such as concurrent execution of state transitions (by AND relation), complex ...

**2 Power modeling and optimization for embedded systems: Requirement-based design methods for adaptive communications links** 

 Juan Antonio Carballo, Kevin Nowka, Seung-Moon Yoo, Ivan Vo, Clay Cranford, Robert Norman  
June 2004 **Proceedings of the 41st annual conference on Design automation**  
**Publisher:** ACM Press  
Full text available:  [pdf\(425.09 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

High-speed communications link cores must consume low-power, feature low bit-error-rates (BER), and address many applications. We present a methodology to design adaptive link architectures, whereby the link's internal logic complexity, frequency, and supply are simultaneously adapted to application requirements. The requirement space is mapped to the design space using requirements measurement circuits and configurable logic blocks. CMOS results indicate that power savings of 60 versus the wors ...

**Keywords:** communication architectures, energy efficient design

**3 Bit-split string-matching engines for intrusion detection and prevention** 

 Lin Tan, Brett Brotherton, Timothy Sherwood  
March 2006 **ACM Transactions on Architecture and Code Optimization (TACO)**, Volume 3 Issue 1  
**Publisher:** ACM Press


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

## Search Results

BROWSE

SEARCH

IEEE Xplore GUIDE

Results for "((fsm and configuration and design)&lt;in&gt;metadata)"

[E-mail](#)

Your search matched 6 of 1397873 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

((fsm and configuration and design)&lt;in&gt;metadata)

[Search](#) Check to search only within this results setDisplay Format:  Citation  Citation & Abstract[view selected items](#) [Select All](#) [Deselect All](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

1. **Reconfigurable SoC design with hierarchical FSM and synchronous data**  
 Sunghyun Lee; Sungjoo Yoo; Kiyoung Choi;  
[Hardware/Software Codesign, 2002, CODES 2002, Proceedings of the Tenth International Symposium on](#)  
 6-8 May 2002 Page(s):199 - 204  
 Digital Object Identifier 10.1109/CODES.2002.1003625  
[AbstractPlus](#) | Full Text: [PDF\(526 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

2. **Enhanced reliability of finite-state machines in FPGA through efficient fault correction**  
 Tiwari, A.; Tomko, K.A.;  
[Reliability, IEEE Transactions on](#)  
 Volume 54, Issue 3, Sept. 2005 Page(s):459 - 467  
 Digital Object Identifier 10.1109/TR.2005.853438  
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

3. **Decision problems for interacting finite state machines**  
 Drusinsky-Yoresh, D.;  
[Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on](#)  
 Volume 10, Issue 12, Dec. 1991 Page(s):1576 - 1579  
 Digital Object Identifier 10.1109/43.103507  
[AbstractPlus](#) | Full Text: [PDF\(392 KB\)](#) IEEE JNL  
[Rights and Permissions](#)

4. **A state machine approach to dynamic reconfiguration of distributed applications**  
 Lim, A.S.;  
[Configurable Distributed Systems, 1994., Proceedings of 2nd International Workshop on](#)  
 21-23 March 1994 Page(s):208  
 Digital Object Identifier 10.1109/ICWDS.1994.289920  
[AbstractPlus](#) | Full Text: [PDF\(88 KB\)](#) IEEE CNF  
[Rights and Permissions](#)

5. **Zero-overhead loop controller that implements multimedia algorithms**  
 Kavvadias, N.; Nikolaidis, S.;  
[Computers and Digital Techniques, IEE Proceedings-](#)  
 Volume 152, Issue 4, 8 July 2005 Page(s):517 - 526